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ABSTRACT 
Optical receivers have become key elements in fiber optic communication in the 
last decade. Performance is being pushed. to the limit in terms of sensitivity, 
dynamic range, speed, size and most importantly for low data rates and cost. 
There are several types of receivers available. They are designed using either 
silicon bipolar technology or FET technology using Si or GaAs. Photodetectors can 
work in the shon wavelength~ 0.87J,Un,~ or long wavelength, 1.3J.Un regions and can 
be either p-i-ns or avalanche photodiodes(APD). 
For a low data rate application, S 50 Mbit/ s, a good receiver combination is a 
short wavelength p-i-n with a MOSFET transimpedance preamplifier. MOSFETs 
I 
have an advantage over bipolar in that the feedback for the transimpedance 
amplifier can be made using a FET biased in the resistive region. The AT&T 
0DL®50 was designed by J. M. Steininger using 1.5 J.Un CMOS to work from 1-50 
Mbit/s. 
Steininger used a circuit simulation software tool, Advice@ to predict the 
' performance of the fully integrated receiver. To analysis a complete receiver would 
be a major task. Therefore, only the preamplifier or front end will be examined. A 
theoretical analysis will be done to determine the open loop voltage gain and the 
loop gain. Stability will be examined using loop gain characteristics. 
The FET feedback resistor of the .. transimpedance amplifier has traditionally 
been assumed to have a simple equivalent circuit. This paper will compare the 
1 
--
simplified circuit with a more detailed model. All device characteristics will be 
taken from Advice files. 
After the theoretical equations have been determined, the circuit will be 
, 
simulated on Advice. It is assumed when doing a circuit design that simulating the 
circuit is an accurate check of the actual silicon. The purpose of the simulation is 
to determine if the Advice models accurately predict the theoretical calculations 
' previouslyqmade. Plots of gain and stability will be compared. The simulations will 
be made with and without using the calculated circuit layout parasitics. 
2 
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I. INTRODUCTION 
A. Scope of Thesis 
The goal of this thesis is to compare an analytical threatment of a circuit to an 
analysis done by using a circuit simulation package called Advice. The circuit 
chosen is the AT&T ODL 50 preamplifier. The circuit is a transimpedance 
amplifier using a M OSFET J:>iased in the resistive region as the feedback element . 
• 
The effects of parasitics on stability will be examined with respect to the feedback 
network. 
. 
The open loop voltage gain and the loop gain will be determined. The deviation 
from the ideal case of a purely resistive feedback will be examined also. The 
software package HCAP will also be used to determine the parasitics due to layout 
of the circuit. Another analysis will be done to see the effect of the parasitics on 
performance. 
A brief description of the types of fiber optic _receiver front ends be given ~ 
~ 
showing the advantages and disadvantages of each type with respect to 
performance. 
3 
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B. History of Optical Receivers 
A fiber optic system consists of a laser or light emitting diode(LED) transmitter 
' 
which converts an electrical signal into an optical signal and a photodiode receiver 
which in tum converts the optical signal back into an electrical signa1f 11. See 
~ 
Figure I. There are several light sources used which emit at frequencies from 820 
nm to 1.5 nm. The sources can be single frequency semiconductor lasers, or LEDs 
, 
which have spectral widths ·of 50 run to 200 nm depending on the design. The 
photodiodes can be either a PIN or an avalanche photodiode which is typically used 
where long distance or high losses are ~xpected. 
A receiver in a fiber optic system converts the incident optical signal detected 
into an electrical signal. See Figure 2. The receiver must accurately reproduce the 
data generated by the optical transmitter. In a digital system, electrical pulses 
("ones" and "zeroes') must be convened from the degraded optical signal impinged 
on the detector. If one considers the signal being sent to be data or video, the 
quality of the reproduced signal becomes very impqnant. Insuring the exact 
representation of the transmitted data has prompted the evolution of the receiver 
circuitry. 
1. Types of Receiver Front 'Ends 
The design of fiber optic receivers has gone through many stages of evolution. 
Although the complete receiver is composed of several stages, the first stage or 
, front end is the critical area in terms of noise. In an attempt to achieve the 
J 
4 
·-
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' 
C 
. 
optimum performance, three types of front ends have been used. Improvements 
and trade-offs have been made in sensitivity, dynamic range, and speed. Also 
various processing techniques have been chosen such as bipolar in silicon[21, or 
FET in silicon[31 or GaAs[41. 
a. Straightforward Termination 
The most straightforward ~esign of a front end is to terminate the input to the 
• 
preamplifier with a load resistor, RL, such that in conjunction with the input 
capacitance, Cr, the input pole occurs at or above the bit rate, B. This is shown in 
Figure 3. This requires· 
( 1) 
This condition can be satisfied by using a 50 Q resistor or satisfying the equality in 
equation 1. .)I'hen in either case, the input signal would be passed with good 
fidelity. A final filter would be used to do the pulse shaping and noise filtering. 
This scheme however, pays a large penalty in circuit noise. The noise from the 
resistor would be much larger than the noise of the amplifier. Smith and 
. 
Personick[4J have shown that the absolute minimum input noise which the front 
end c~""achieve is 
\ ( 
2 (21tCr )2 3 
< i > FETmua = 4kTr I 38 (2) 
Km 
assuming an FET input device. r is a numerical factor = 0. 7 for silicon 
devices[S]. While the load resistor has an input noise given by 
5 
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,, 
·2 < l > load r~sistor = (3) 
/ 2 and / 3 are definite integrals describing th_e transfer function of the system and 
are dependent only on the relative shapes of the input and output pulses. Values 
for the integrals have been evaluated by P·ersonick[61. B represents the bit rate of 
the optical system. 
If the equality in equation~ 1 is satisfied, the noise becomes 
I 
(4) 
Comparing equation ( 4) with (2) gives 
·2 < l > load r~sistor 
·2 < l > min,FET 
Kml2 
=-----
r(21tCr )l 3B · (5) 
Equation (5) c~n be evaluated using typical parameter values resulting in a resistor 
noise approximately 100 times greater than the input noise of the amplifier at a 
data rate of 50 Mbit/ s . 
. 
b. High Impedance or Integrating Front End 
A second approach uses a high-sensitivity integrating front end[?]. The block 
diagram is the same as that of the simple preamp(Figure 3), except that the value 
' -
of R L will be much larger. This design attempts to reduce all sources of noise to a 
minimum by reducing the input capacitance and minimizing the thermal noise of 
the load resistor. 
To achieve low thermal noise, the resistor should be made as large as possible. 
6 
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When the input resistance is large, the input admittance is dominated by the 
capacitance Cr. The input photocurrent will then be integrated by this 
capacitance. For a 50 Mbit/S system, .RL should be~ IMO for high sensitivity. 
The total capacitance seen at the front end is - 2pF, therefore the input current-
to-voltage pole is Ip= 21tR~Cr = 80 kHz. From this we can that the 
photocurrent would be integrated above 80 kHz even if the amplifier gain _were flat . 
• 
To compensate for the limited bandwidth, a differentiating equalizer circuit 
(Figure 4a.), whose zero is set equal to the input pole frequency is used to restore 
the pulse shape[S]. The waveforms shown in Figure 4b. illustrate the problem. 
/J 
. 
This technique has several problems. First, it is difficult to control the parasitic 
capacitances, and therefore requires each receiver to be individually equalized. 
Equalization is also dependent on temperature and transition density of the signal. 
A· second drawback of a high impedance front end. is the reduced dynamic 
range. The loss of dynamic range occurs because the charge on the input 
capacitance builds up over the course of several data bits, greatly exceeding the 
charge associated with one bit. This low frequency buildup prior to equalization 
can cause premature saturation at high input levels. 
c. Transimpedance Amplifier 
The transimpedance or shunt feedback amplifier is the most commonly used 
design in fiber optic systemsl91. To avoid integrating the signal, the input resistor. 
. -
7 
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\ 
\ 
\ 
is connected to the output creating a transimpedance amplifier acting as a current-
to-voltage converter. This is shown schematically in Figure 5. In the limit of large 
loop gain, the relationship between the output voltage and the input current is given 
by 
(6) 
where ZF is the effective feedback impedance from output to input . 
• 
The transimpedance amplifier is ideal for fiber optics because it· is capable of 
wide bandwidths, provides a greater dynamic range than a high impedance front 
end, and its noise performance can be optimized to approach that of the high 
impedance receiver. The noise of the transimpedance amplifier would be the same 
.. . In practice transimpedance noise performance is not as good as the high 
impedance front end due, primarily, to the effect Rp has on the frequency response 
of the amplifier. Equation (6) is only an approximation because the actual gain of 
the amplifier is finite. The actual transfer function is composed of two or more 
poles and may contain zeros. For a fixed open loop gain, increasing the feedback 
resistance tends to make the pole location complex, and under some conditions, 
makes the circuit oscillate. 
The dynamic range of a transimpedance amplifier is large due to the low 
frequency component attenuation accomplished via negative feedback. This me~ns 
the low frequency components are amplified by the closed loop, not the open loop 
8 
d 
--
--
• 
gain of the amplifier. For a given amplifier the improvement in dynamic range 
approximates the ratio of the open to closed loop gains. 
Later advances in receiver design used other forms of feedback to improve 
performance. The replacement of the feedback resistor with an FET biased in the 
resistive region was first proposed by G. F. Williams in 1982[lO,l l1. This design 
allows for total integration of the circuit using any fine-line FET IC technology. 
Both CMOS[ 121 and GaAs[l3] designs have been developed. 
2. Optical Data Links 
. 
Originally optical transmitters and receivers were used in long haul applications ,,. 
such ~s telecommunication[ 14 l. Optical fibers have very large bandwidths (> 100 
GHz-km) which makes them ideal for handling large volumes of telephone calls. It 
. ' is also advantageous to be able to use long spans ( 40 km) of fiber before having to 
regenerate the signal. {) 
Optical data links, on the other hand, need only have spans of 1-2 km. They 
are characterized as moderately low data rates of S 250 Mbit/ s, and usually 
· restricted to LED sources. Applications using data links may include systems such 
as computer interfa~s or local area networks[ISJ. These applications may have 
both very short and long spans. The ,optical receiver must then be able to handle 
both large and very small input signals. With the relatively short distances and the 
need. for a large dynamic range, fiber optic data links are always designed using 
transimpedance amplifiers[ 161. 
9 
--
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The first commercial use of an optical data link was in AT&Ts SESS local 
telephone switch working at a data rat_e was 32 Mb/s. Optical data links are ideal 
in an application such as a local central office switch. Fiber is immune tP 
Electromagnetic Interference (EMI) and cross-talk which can be fatal with the 
/ 
large number of connections in a switch. The fiber cable is also much lighter in 
. 
weight than copper. 
The optical system used t,)' 5ESS is AT&Ts ODL-40[l?J. The receiver in this 
system is built using several intergrated circuits in addition to discrete components. 
The performance is quite good, but in today's market, space is at a premium 
making size an issue ODL 40 did not deal with. To achieve higher speeds and 
reduce the size the package, linear CMOS was the technology chosen for the next 
generation receiver. Adapting the feedback FET technique described by 
Williams[lO], permitted the designer to use one IC for the complete receiver 
because of the capability of making capacitors in CMOS. The design, done by 
Steininger[lSJ, uses 1.5 CMOS Double Poly Process. This provides high 
impedance nodes, resistive devices and speed. 
To address higher data rates, AT&T has developed a 200 Mb/s systemf191. To 
achieve this speed, a high speed bipolar technology was to be used. In this case the 
feedback was truly resistive, but the parasitic capacitance was minimized by 
building the resistor on chip. 
10 
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C. Definitions 
Several terms associated with fiber optic receivers will be defined first. The 
terms needed to discuss a feedback amplifier will also be defined. The terms used 
to describe the performance of an optical receiver are usually sensitivity as a 
function of Bit Error Rate (BER) and dynamic range. 
BER is defined as one error in a specified number of bits. For optical ' ~ 
' 
communication, typical BERs are from 10-9 to 10- 12 • This means 1 error in either 
109 or 1012 bits of information. 
Sensitivity is defined as the minimum light incident on the photodetector which 
produces the maximum acceptable BER. Sensitivity is ultimately limited by the 
noise of the amplifier, but in real applications the limitation may be due to signal 
feedback from the output to the input. Understanding how this can occur becomes 
clear when one looks at the gain from input to output. In the ODL. 50 case, the 
gain is about 100 dB. To build a complete receiver using one integrated circuit can 
be a difficult feat. The sensitivity of an optical preamplifier is ultimately limited by 
the signal to noise ratio at the input. 
Dynamic range describes the ratio of the maximum allowable input signal to the 
minimum allowable input signal for a given BER. Receiver designs have been 
--
addressing the problem of saturation of the front end which can severely limit the , 
usefulness of receiver. The ODL 50 preamplifier has been designed to have a 
minimum dynamic range of 20 dB. At present, the average dynamic range is about 
11 
r 
I 
25 dB. 
An idealized feedback amplifier is shown in Figure 6. Because the input to an 
optical receiver is a current and the output of the pceamp is a voltage, this type of 
amplifier is called a voltage-sample current-sum feedback. The basic amplifier has 
a 180° phase shift in the midfrequency range. In the ODL 50 case, the amplifier 
has three stages. A" is the voltage gain of that amplifier with a response of 
Ao Av=-------------------(l+s Is 1)(l+s/s2)( l+s/s3> 
• 
(7) 
The feedback network will have a transfer function, B. The input signal, x; and 
. 
the signal Bx0 that is fed back through the B network have the same dimensions. 
For negative feedback, they are in phase with x; larger. The two signals are 
summed together giving x;-Bx 0 • The amplifier output is Av times this difference. 
If the feedback loop is opened, the response of the system would be simply A". Av 
is therefore referred to as the open loop gain. The ratio of x 0 lx; is the closed loop 
gain, A 1, of the system. 
The open loop gain can be determined by referencing Figure 6. This is a 
technique first described by H. S. B1ack[201. Black has shown if the 
transimpedance of the feedback is much larger than 1, then the assumption that 
there is no forward transmission through the feedback can be made. For the 
amplifier being discussed the gain of the feedback is 76.4 kn and therefore forward 
transmission through the feedback network will be neglected. 
12 
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I 
V 
\ 
-
X 0 X 0 IX; Av=---=-----= 
x;-Bx 0 1-B(x0 lx;) 
Solving for AF gives 
A 
At= - l+AB 
(8) 
(9) 
The product AB is called the loop transmission,T and is positive. If the input is 
removed, the loop gain around the closed loop is -AB. The negative sign results 
because of the inversion of tfte feedback signal at the summing network. Therefore 
the loop transmission, T is the negative of the loop gain. 
h' 
';",' 
,· 
') 
Stability of an amplifier is an indication as to the Iikelyhood that a circuit will 
oscillate. Using feedback, the designer must be careful that the feedback signal 
) 
/ 
does not add positively to the input signal. This causes a reenforcement of the 
sign~I at a particular phase otherwise known as an oscillation. 
(:1,. 
Once the loop gain has been determined, the stability of a circUit · can be 
predicted. To do this, we look at both the gain and phase of the loop gain. To be 
considered a stable circuit, the circuit must not have a gain greater than 1 ( or 
OdB) when the phase is o·. A good design should have a minimum of 10 dB 
. ~ 
margin. The phase should be greater Jflan 30" when the gain passes through a gain 
of unity. 
13 
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,, 
Cgs = Cox (12) 
(13) 
The coefficient c,s is called the incremental gate-to-source capacitance. The 
transconductance, gm, is a constant of proportionality expressing the basic control 
action of the FET. At high frequencies there is an incremental current developed 
across the overlap capacitance, c,d, and is given as: 
(14) 
. dv8d 
, = C1d dt 
• 
Therefore at high frequencies i1 and ;" are rewritten as: 
(15a) 
( I.Sb) 
The linear relationship given be Equations (15a and b) constitutes the incremental 
model for the field-effect transistor. A model can then be drawn using linear 
circuit elements to represent the equations. Along with these elements, there is 
conductance, gds, associated the drain-to-source path or the channel. Values for the 
elements will be determined using the Advice calculations of the preamp circuit. 
B. Analytic Treatment 
Having developed a FET model, we can now examine the preamp analytically. 
Figure 8 shows the complete preamp front end. The circuit consists of three 
identical gain stages with a FET biased in the resistive region to provide the 
negative feedback. Devices Ml3, Ml4, MIS and M16 are used as an automatic 
' 
--
• 
gain control circuit(AGC). For the purpose of this memo, the AGC will be 
omitted. The equations describing the preamp will be developed by breaking the 
circuit into four parts: three gain stages and the feedback. 
1. Open Loop Gain 
A single stage as outlined in Figure 8 consists of the devices M 1, M2, and M3. 
The model can be simplified if each device is modeled separately then grouped 
' 
• 
together. M3 will _be considered an ideal current source. Device M2 is biased as a 
diode because it fias the gate tied to the drain. By connecting the gate to the drain 
in Figure 7, a simple node equation for i1 can be written. 
Vds 
solving for -.-
,, 
(16) 
(17) 
(18) 
The incremental circuit can be drawn using a conductance in parallel with a 
. capacitance to model the diode. 
The complete gain stage is represented in Figure 9. CL is the combined 
~ ~ 
capacitance of C1s 2 , C1s 4 , and the Miller capacitance of C1d 4• The. input 
capacitance of the first stage can be neglected for calculating the voltage gain, but 
as will be shown later will play an important role in the overall response of the 
16 
--
/• 
,, 
'· 
L 
.. t 
\ 
preamp. 
The node equation can be ·written for the:; ,circuit as follows: 
\ J 
The voltage gain, Av is then, 
Vowt gm1 gm1 
= - + jo:£L = -V· gT g7 &II , 1+ • 
where gT = gds1+g<Js3+gdiode 
and 
This is typically approximated by 
gm1 
Av= ---
gm2 
1 
jo:£L 
1+--
gm2 
1 
jo:£L 
gT 
(19) 
(20) 
(21) 
(22) 
(23) 
(24) 
Although the three gain stages are identical, the overall gain can not be found 
by simply cubing the gain of one stage. If the equation is examined, one notices 
the load will be a contributor to the pole of the stage. The third stage is followed 
by a,.,, source follower which is a very large device necessary to drive the output 
buffer. The load capacitance, CL 2 , for the third stage is given by a parallel 
combination of 
(25) 
17 
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Although M20 is a large device there is no Miller effect seen, and therefore CL 2 is 
less than CL I· 
The overall open loop voltage gain of the amplifier is product of the three stages 
as given below: 
2 
jo:CLt jo:CL2 1+ 1+------
Vout - A 3 
- 0 V;n 
1 1 (26) 
,' g7 g7 To evaluate the voltage gain, values must be assigned to the elements. Advice 
is used to extract the parameters by applying a process library to the circuit file. 
Using the MOS model discussed earlier, Advice can predict the characteristics of 
each device depending on its biasing condition and size. Values are as follows: 
g,,, 1 = 9.2 mmho 
KT= 2.214 mmho 
CL1 = 2.69 pF 
CL2 = 1.15 pF 
Therefore the poles are located at: 
and 
or 
mi = O>i = gr,cL1 = 8.23x 108radls 
~ = gr = 1.92Sx 109radls 
CL2 
mi 
/ 1 = 2 7t = 131MHz 
18 
(27a) 
(27b) 
(28a) 
•• 
• 
.. 
OlJ /3 = 2 7t = 306.4MHz (28b) 
A plot of the magnitude of the open loop voltage gain is shown in Figure 10. 
The amplifier has a 3 dB performance of 70.4 MHz. 
2. Feedback Transfer Function 
To a first order approximation, one could model the feedback network as purely 
resistive. It is known that this is not the case, but will be considered as an ideal 
case for which to aim the real circuit towards in terms of stability. 
If the network were resistive, the transfer function, B, would be the single pole 
created by Rp and Cua. This assumes·the input current source has been converted 
to a voltage source through the input capacitance. The transfer function would be: 
1 B= ----
1+sCusRF (29) 
The feedback network is in fact much more complicated, and not simply device 
M 12 biased in the resistive mode. The complete feedback circuit must be modeled . 
. 
· Referring back to Figure 8, one can see that the gate of M 12 is not at ac ground 
and therefore the effects of M 11 and M28 must be considered. The parallel 
capacitance of c,s12 + c,s11 will be defined as c,s 
From the schematic(See Figure 11) we can see the feedback is a bridged T 
network. To determine the transfer function a simple transformation can be done. 
Grouping the components together, the network can be redrawn as shown in Figure 
12a. A fl- Y transformation of Z 1, Z 2 and Z 3 changes the network to that shown 
19 
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I , 
in Figure 12b. The equations representing the transformation are given below: 
R1Z2 
Zx = -----
R1+Z2+Z3 
sR 1R 2C3 
Zx = 2 
l+s(R ds 12 C1s+Rd111 C1d12 )+s ( 1+R dsu )R t1s 12 C1d 12 C1s 
Because Rds11 >> 1, the denominator can be 
l+s(R ds12 c,s+ R ds11 c,d12)+s 2R ds12Rds11 c,d12 c,s· 
• 
Rds12z 3 
z., = 
Rt1s12+Z 2+Z 3 
Z,= ___________ R_d_s_12_(_1+_s_R_d_s_u_c_,_d_12_) ________ __ 
l+s(R ds12 c,s+R ds11 c,d12)+s 2Rds12Rds11 c,d12 c,s 
Z2Z3 
Zz= ------
Rt1s12+z 2+Z 3 
Rds11 Zz=-------------------------------------
l+s(Rds12 C,s+Rds11 c,"12)+s2 R ds12Rds11 c,d12 c,., 
simplified 
(30a) 
(30b) 
to 
(31a) 
(31b) 
(32a) 
(32b) 
The transfer function, vi can easily be found now. Working backwards, the 
Vout 
V1 
current through Zin is 2 . . The voltage at point 2 is then 
,n 
.. , 
VI . 
. (Z.,+Zin)=V2 (33) 
ua 
The voltage at 3 is V 2 + the voltage across Z x. 
V2 V1 
Zx+V2 = V3 (34) Zz+Z4 + z. ln 
Solving for V3 v, • 
V1 
or gives : 
Vout ·, 
~ 
.20 
,., 
'I 
--
v1 Zin(Zz+Z 4) 
-- = -·---------------Vout Zx(Z,+Z 1 +Zin+z 4)+(Z,+Z;n)(Zz+Z 4). (35) 
Using the Advice parameter extraction, the values of the resistances and 
capacitances for devices M 11, M 12 and M28, are given below: 
Rds 12 = 76.4k0 
Rds 11 = 90.9k0 
R ds 3 = 5.88M!l 
Cin = 2pF 
. C1d 12 = 16/F 
' C,d-a = 18/F 
C1, = C1912+C1111 = 36/F 
C;n includes the capacitance at the input to the amplifier. Substituting these values 
into Equation(34) and simplifying gives the quadratic equation: 
v, 5.59x 106+ .061 ls+ 2.CJ7x 10- 10 s 2+ 2.Sx 10- 19 s 3+9.4)< 10-29 s 4 
--=----------------------Vout 5.59x 106+ .914s+9.75x 10-9 s 2+ 2.6x 10- 17 s 3+ 1. 77x 10-26 s 4 (36) 
The equation can now be factored which will simplify the determination of- the 
poles and zeroes of the loopgain. 
v, _ (j (~5.38)+ 1.38x 109)(j (~ 1.04x 103>+ 1.75x 108) 
Vou, - (jco+-9.I8x I08)(jco+-4.03x 108) (37) 
x (l (<i>- l.27x 103)+ 3. lx 108)(j ( ~ 238)+ 7.86x 108) 
(j COf-1.3x 108 )(j O>f-6.57x 106) 
The pole due to the R ds 12 and C;n shows up clearly in the transfer response as 
jm+6.57x 106• 
3. Loop Gain 
First the loop gain, -T will be calculated for t:he ideal resistive network. This is 
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found by multiplying equations (29) and (26) together. The values for <Oi and CJ>i 
must be substituted into equation (26) giving: 
-T _ 
-71.14 
- ( 1 + j l.22x 10-9 co) 2( 1+ j5.19x 10-9 co)( 1+ j 1.53x 10-1 co) (38) 
The stability of the circuit can be determined by finding the gain and phase 
~I 
margins. To find the gain margin, we find the ·magnitude of the loopgain when the 
phase is 0° . The phase margip is found by locating the phase of the loopgain when 
• 
the magnitude has a gain of 1. A plot of the magnitude and the phase of the loop 
gain versus frequency as shown in Figure 13 indicates that the phase margin is 13 
- ' dB and the phase margin is 45• . The circuit is considered fairly stable. The 
stability is controlled primarily by the pole consisting of the feedback resistor and 
. 
input capacitance as was expected. 
It will be interesting to see what effect the bridged-T network will have on the 
stability. This can be determined by multiplying equations (26) and (37) together 
giving a loop gain of 
2 
-T = -71.14 l 
1+ jrol.22x 10-9 
1 
l+jcm.19xl0-9 
x (j(co+-5.38)+ 1.38x 109)(j(~ 1.04x 103>+ 1.75x 108) 
(jco+-9.18x 108)(jCOf-4.03x 108) 
x (j (co- l.27x 103)+ 3. lx 108)(j ( co+- 238)+ 7.86x 108) 
{j co+- 1.3x 108){j c.o+-6.57x 106) 
(39) 
The magnitude and the phase of the loop gain can then be calculated as a function 
of frequency. These plots are shown in Figure 14. The ODL 50 front end has a 
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gain margin of 20 dB, and a phase margin of 65. . Interesting enough, the circuit 
. 
has improved by adding the elements which represent the feedback. This is due to 
the canceling effects of the zeroes. 
.. 
• 
23 
I .. 
.I 
\ /• 
III Advice Simulation 
A. Circuit Description File 
A circuit must be described by a circuit file before being simulated. To do this, 
each device or component must be listed in terms of connections, type, and size. 
Also all supplies must be specified. The circuit file for the ODL 50 preamplifier is 
shown in Figure 15. Notice that there are several input signals available. Each is 
, 
needed to perfonn a different, ·part of the analysis. At the end of the file is a list of 
. 
the nodes that will be examined and some of the operations to be performed such as 
ac analysis and stability. The device description 'is given in the first two letters of 
the device name. M indicated a MOS device; N and P indicated the channel type. 
To run this file, a process library must be specified. The CSIM model was chosen 
using nominal processing characteristics. This will provide the device 
characteristics necessary to calculate parameters such as g,,. and the various 
capacitances. These are the same parameters used in the previous section. 
B.,Open Loop Gain 
To find the open loop gain, the feedback FET is open circuited at the input and 
a voltage signal is applied to the input through a large capacitor, IF. The signal at 
the first stage output, node 3 can be used to determine to 3 dB pt. of the first two 
stages. This is true because the stages and the loads on the stages are identical. 
Looking at Figure 16, we can see the f 3dB is 128 MHz. 
24 
•• 
·-
As was shown in section II, the third stage although identical to the first two 
stages will have a different roll off due to the difference in loading as determined by 
device M20. To find the response of the third stage, a voltage input signal is 
applied at node 4. The plot of the voltage at node 5 vs. frequency for the third 
stage is shown in Figure 17. The 3 dB frequency for this stage is 303 MHz. 
The complete open loop voltage gain is fou.nd using the same procedure to find 
• the first stage, but the output is taken from node 5. The open loop gain in dB is 
plotted against frequency in Figure 18. The overall response of .the amplifier shows 
a 3 dB cutoff frequency of 70 MHz . 
. 
C. Loop Gain 
To find the stability of a circuit, Advice requires that two sources be added to 
the feedback loop. These sources, one a current source and the other a voltage 
source, are set to value of 0, essentially opening up the feedback. An ac analysis is 
done first, then the gain and phase margins are calculated. The loopgain of the 
ODL 50 preamplifier using a resistor for a feedback element is shown in Figure 19. 
The phase marg·in is 70°, and the gain margin is 18 dB. 
Replacing the feedback resistor with the FET network will show the actual 
response of the circuit. Again running the stability analysis, a · plot of magnitude 
and phase of the loop gain, -T indicates the phase margin to be 75• and the gain 
margin to be 26 dB. Figure 20 shows the canceling effect of the zeroes from the 
feedback network have increased the stability of the circuit. 
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D. Effects of Parasitics 
One important feature of AT&T's simulation packages is a program called 
HCAP which not only checks for layout errors but also calculates circuit parasitics. 
If HCAP is run on the ODL50 layout, a new circuit file is generated adding in all 
parasitics including internode capacitors. Running the simulation with this file 
demonstrates the need for such a software package. Figures 21 and 22 show the 
open loop voltage gain and the loopgain respectively. The measurement of the 3dB 
point on the open loop voltage versus frequency indicates a 50 MHz corner 
frequency. This is very different from the 70 MHz predicted by Advice without 
" parasitics. 
The evaluation of the stability indicates that the phase margin for the preamp 
with parasitics would be 35• and the gain margin would be 9 dB. 
0 
26 
.,· 
0 
---
• • 
i_ 
.. 
, I 
' 
IV. Comparison of Theoretical Analysis to Software Simulation 
Starting with the simple amplifier, we have shown good agreement between the 
two approaches in terms of frequency response. The theoretical approach predicted 
3 db frequencies of ,131 MHz and 306.4 MHz for the first and third gain stages 
respectfully. Advice simulations predicted 3 dB frequencies of 128 MHz and 303 
MHz for a circuit without any layout parasitics. This is extremely good agreement. 
The overall amplifier respon~ was found to be -:-- 70 MHz for both the theoretical 
approach and the simulation. If the layout parasitics are considered as determined 
by HCAP, the response of the amplifier is slightly different. The overall response 
drops to 50 MHz showing the effects of the parasitics is significant. 
The stability requirements of gain and phase margin can also be compared. 
The theoretical calculation of these parameters was found to be 20 dB and 65° 
when the bridged-T network was used. Advice again closely matched the 
theoretical with 25 dB and 75•. Again, however if the parasitics are included, the 
response of the circuit is quite different. The gain and phase margins in this case 
were 9 dB and 35•. This indicates that the preamplifier's stability will be degraded 
due to layout parasitics. These margins have been verified experimentallyl22l. 
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Table 1 gives a summary of the results quickly indicating the effect of using a ideal 
resistor over the true bridged-T network. It is interesting that the resistive 
feedback more closely models the actual response when layout characteristics are 
considered. 
TABLE 1. Comparison of Analytic Treatment to Simulations. 
Theoretical Analysis Advice Simulation Exp. 
Results 
No layout parasitics No layout parasitics Layout parasitics 
Resistive Bridged-T Resistive FET FET 
Feedback Feedback Feedback Feedback Feedback 
Gain 13 dB • 20 dB 18 dB 26 dB 9 dB 'IO dB 
Margin 
Phase 45• 65. 60. 75• 35' 35• 
Margin 
., 
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V. Conclusion 
From the results of the last section, it has been shown that Advice using the 
CSIM MOSFET model can predict the response of a circuit as accurately as a 
theoretical an~lysis. However the ability to predict the critical devices is not ,.J., 
readily apparent in the simulation. One could do a Root-Loci plot and determine 
the effects each pole has on the stability. In this case, the effects of zeroes from the 
' ~ ~ bridged-T network would show up clearly. The sensitivity of each element can also 
be determined from manipulation of the loop gain response. 
Examining the plot~ of phase and magnitude shows that a pole occurs at about 
I ·MHz which dominates the circuit at a critical point. From the analysis using a 
resistive feedback only, we have shown the amplifier is causing the phase shift. The 
analysis of the feedback transfer function has shown that the reason the stability 
improves is due to the zeroes. This permits the designer to examine the elemer-ts 
contributing to the zeroes and determine what the best trade_ off would be in terms 
of stability versus sensitivity or signal to noise ratio. 
One area the software does play a useful role is in predicting the parasitic 
layout effects. To accurately model this response, a designer would have to be. 
familiar enough with layout effects to add in expected parasitics. This should be 
used after an analytical approach has determined the sensitive elements of the 
design. It is clear that having both a theoretical analysis and a circuit simulator 
will greatly increase the chance that a design will work the first time around. 
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Figure I. Block diagram of a fiber optic system. 
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*0DL50 PREAMP no parasitics 
l 
VDDA VODA GNDA 5.0 
VGNOA GNOA O 0.0 
VIN x GNDA 0.0 AC 1 
*IIN IN GNI>A 0.0 
*IIN IN GNDA 0.0 AC l 
CPIN IN GNOA l.OPF 
CSTRAY IN GNCA l.OPF 
Cin x IN l 
\ voltage signal for open loop gain 
\ input signal for stability 
\ photocurrent simulation 
\ PIN parasitics 
\ par1sitics of IC an~ pa=kage 
\ coupling cap for open loop gain 
VINJ IN :BNOOE 0.0 
IINJ GNDA IN 0.0 
\ voltage source tc run stability plot 
\ current source to r~n ~tability plot 
!BIAS VDDA BIAS 200UA 
MNBIAS BIAS BIAS GNDA GNOA NS2H25 SW• 100.0 
RGND GNOA O lOMEG 
Xl IN FBNOOE BIAS PAOUT PA 
******************* , 
.SUBCKT PA (IN,PBNOOE,BIAS:OUT::) 
.GLOBAL VDOA,GNDA 
* RESISTORS 
RlA VDDA 
RlB VR!!F 
* 
* TRANSISTORS: 
HNMl · 3 
MNM2 3 
MPM3 3 
MNl't4 4 
MNM5 4 
MPM6 4 
MNM7 5 
MNM8 S 
MPM9 5 
MPMlO 6 
MNkll 7 
MNM12 FBNODE 
*MNM13 2 
*MNM14 2 
*MPM15 2 
*IO!Ml6 IN 
IN 
3 
6 
3 
4 
~ 
4 
5 
6 
6 
7 
7 
2 
,. 
NRfl 
NRtl 
6 
AGC 
RPPLUS 
RPPLUS 
GNDA 
GNDA 
VDDA 
GNDA 
GNDA 
VDDA 
·GNDA 
GNDA 
VDDA 
VDDA 
5 
5 
GNDA 
~~A 
GNDA 
GNDA 
VDDA 
GNDA 
GNDA 
VDDA 
GNDA 
GNDA 
VDDA 
VDDA 
GNDA 
GNDA 
GNDA 
GNDA 
VDDA 
1502.342 
1502.342 
NS2H2S 
NS2H5 
PS4H 
NS2H25 
NS2H5 
PS4H 
NS2H25 
NS2H5 
PS4H 
PS4H 
NS10H 
NSlOH 
NS2H2S 
NS2!!5 
PS41! 
sw-· 
sw-
SW-
sw-
s .. 
SW• 
sw-
SW-
SW-
SW-
sw-
sw-
sw-
sw-
sw-
sw-
400.00 
100.00 
100.00 
400.00 
100.00 
100.00 
400.00 
100.00 
100.00 
100.00 
2.25 
2.25 
400.00 
100.00 
100.00 
100.00 MPM17 16 
!Ntl8 6 
MPM19 OUT 
MPM20 GNDA 
.FINIS 
16 
11 
22 
5 
3 
VDDA 
GNDA 
VDDA 
OUT 
GNDA 
VDDA 
GNDA 
VDOA 
OU'l' 
sw-
NS~H25 
PS10H 
NS2H25 
PS2H2! 
rS2325 
SW-
sw-
sw-
120.00 
2000.00 
1000.00 
500.00 
******************* 
.OUT VOUTl Xl.3 GNDA 
.OUT VOU'?2 Xl.4.GNDA 
• OCT V0-"'41'3 Xl. 5 GJ.-OA 
.OUT VOUT PAOU'? GNDA 
.OUT POIIOIS& PAO~ GNDA 
.OUT PRINOISE IM GNDA 
.AC DIC 2~ l?K 500MEG hold 
.STB VINJ IINJ 
* .NOISE VOUT I!N S FLAT 
.DID 
Fig1n 15. The Advice circuit file. 
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8. 
< 25.0 DEG C> •ODL58 PREA"P no ~arasitics 
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al 
i.- a.- r-
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Legend 
1 08'. 
VOUTl 
1.8£+83 1.8E+84 l.8E+8S 1.8E+86 1.IE+I? 1.8E+l8 1.8E+89 
FREQ 
Flpn 16. Advice output of first gain stage, Bode Method. Magnitude only. 
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< 25.8 DEG C> 
1.SE+81 
f 
• I . 
• I 
.. 
• , 
• 
l.8E+81 
• 
• 
• 
• 
5.8E+88 
I 
I 
15:38:46 SI 28211 
•ODLS0 PREA"P no parasitics 
t t II • 
- ~ -~~ 
t 
I I 
Lege red 
1 08: 
YOUT3 
1.8E+83 1.8E+84 1.8E+85 1.8E+l6 1.8£+8? 1.8£+88 1.8E+99 FREQ 
<}~-; 
Flllft 17. Advice output of third gain stage, magnitude only. 
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AOYICE 1H AS OF 8?148? RUH OH 83188188 AT 15=38=•6 SI 28211 
< 25.0 DEG C> •OOL58 PREA"P no parasitics 
4.0E+81 
• 
• 
• 
j 4 • 3.SE+01 = I 
-
' 
' .. 
• 
• 
• 
~ • .. 3.8E+81 \ 
.. 
' 
• 
• 
. 
• 
2.5E+8l 
• 
• 
.. 
.. 
2.0E+81 
.. 
.. 
• 
.. 
1.SE+01 
.. 
.. 
.. 
• 
1 . 8E +81 
I 
I 
I 
. " -
_ .... 
. 
-· 
. 
Legend 
1 08: 
VOUT3 
1.8E+83 1 .8E+84 1 .8E+85 1.8E+86 1.IE+I? 1.8£+18 1.8£+89 FREQ 
Fll'ft 18. Advice output of open loop voltage gain, magnitude only. 
49 
I 
• 
' \ 
/ 
AOYICE 1N AS OF 81188? RUH OH 03116188 AT 13=38=25 SI 84?86 ( 2S.0 DEC C) •ODL58 PREA"P no oarasitics, resistive feedback 
2.0E+02 
- I I ' •Leg en I • 
,l 
1.5£+82 
• 1, 
l 08: , I" • I 
t ~ LOO .. \. 2 PHA II 
• ~ LOO .. \ 
.. ~ l .. 
l .8E+02 
.. l'l 
,,. 
fli'II .. II ,iii 
"-. 
... -
.. ._ j 
" 
....... . 
-
.__ 
, 
• 
" 5.0E+81 
• -
• 
' 
• 
-
• 
.. I 
0. 
-... 
' 
• 
-
Iii II ~ ~ .. 
.. II 
-
.. 
·~ ~ .. 
·5.0E+01 
.. ~ • ~ .. t I ~ 
.. 
~ .. 
.. 
' 
' 
.. 
• 1 . 8E +82 
1.8£+83 1 .8E+84 1.8E+85 1.IE+86 1.IE~I? 1.8E+88 1.8E+89 
FREQ 
\ 
d 
PGAIH 
SE: 
PCAIH 
.. 
G. 
, 
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Fiame 20. Advice loop gain response using Black's Feedback Formula. Bridged-T 
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F1aare 21. Advice open loop gain with circuit layout parasitics. 
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Figan 22. Advice loop gain _response with circuit layout parasitics. Black's Feedback Formula. 
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